

Detection of a single-charge defect in a metal-oxide-semiconductor structure using vertically coupled Al and Si single-electron transistors

L. Sun* and B. E. Kane

Laboratory for Physical Sciences, 8050 Greenmead Drive, College Park, Maryland 20740, USA

(Received 18 August 2009; published 27 October 2009)

By using a vertically coupled Al and Si single-electron-transistor (SET) system in a metal-oxide-semiconductor structure, we have detected a single-charge defect which is tunnel coupled to the Si SET. By solving a simple electrostatic model, the fractions of each coupling capacitance associated with the defect are extracted. The results reveal that the defect size is small, corresponding to a sphere with a radius less than 1 nm, suggesting the defect is most likely an interface trap. Based on the ratios of the coupling capacitances, the trap is estimated to be about 20 nm away from the Si SET.

DOI: [10.1103/PhysRevB.80.153310](https://doi.org/10.1103/PhysRevB.80.153310)

PACS number(s): 73.23.Hk, 73.40.Qv, 73.63.Kv, 73.20.Hb

Donor-based Si quantum computer architectures¹ have attracted particular interest because of their scalability and compatibility with well-established semiconductor techniques used for conventional computers. To realize quantum logical operations, it is required to manipulate and measure the positions of donor electrons in silicon precisely. However, such charge detection and control will be limited by intrinsic characteristics of the Si/SiO₂ system due to the amorphous nature of SiO₂. The inevitable disorder present at the Si/SiO₂ interface or even trapped charges in the oxide will lead to uncertainty and hysteresis of the electric field at the donor sites and even uncertainty of donor occupation. For example, empty interface states can trap electrons from nearby donors. Consequently, unwanted charge sources in Si/SiO₂ systems, which are also potential sources of gate error and decoherence for Si quantum computation,^{2,3} have to be well understood before any charge detection and control can be performed. Several groups have attempted to understand background charge noise using sensitive charge sensors such as single-electron transistors (SETs),^{4–10} field-effect transistors (FETs),^{11,12} silicon quantum dots,¹³ or silicon nanowires.^{14,15} Laterally coupled SETs on surfaces have also been used for a better determination of the charge location based on a correlation measurement between two SETs.¹⁶

We have demonstrated that an Al-AlO_x-Al SET acting as the gate of a narrow (~ 100 nm) metal-oxide-semiconductor field-effect transistor (MOSFET) can induce a Si SET at the Si/SiO₂ interface near the MOSFET channel conductance threshold, with both SET islands vertically aligned [Fig. 1(a)].¹⁷ There are several advantages of this SET sandwich architecture over other charge-detection schemes for understanding Si charge defects. First, the two independent charge sensors can provide more information on the defect position in the vertical direction, especially for defect charges at the Si/SiO₂ interface and in the Si substrate. Second, the Si SET at the Si/SiO₂ interface can serve as a reservoir such that electrons can repeatedly tunnel on and off the defect center at the Si/SiO₂ interface or in the Si substrate. Third, the SiO₂ layer between the Al and Si SETs can be made very thin (a few nanometers) compared with laterally coupled SETs with a spacing at the order of 100 nm or more, so the coupling between the two SETs can be very strong. In this Brief Re-

port, we present the detection of a single-charge defect in a MOS structure using such a vertically coupled Al and Si SET system. In general, the charge defect could be a two-level fluctuator (TLF) or tunnel coupled to one of the SETs, and it could be located on the surface, in the oxide layer, at the Si/SiO₂ interface (e.g., an interface trap or a TLF moving between traps), or in the substrate (e.g., a single donor) as depicted in Fig. 1(c). Based on the coupled SETs response and after ruling out other possibilities, the single-charge defect is found to be tunnel coupled to the Si SET and is most likely a single-charge trap at the Si/SiO₂ interface.

The device studied in this Brief Report is made identically to the previously studied one (see Ref. 17 for fabrication details). Figure 1(b) shows a scanning electron micrograph of a typical sample. All of the measurements were performed at a temperature of 20 mK with 1 T magnetic field applied to keep the Al SET in the normal state. The device survived multiple thermal cycles to room temperature and displayed only small background charge offset variations between cycles. To avoid confusion, we present data from a single cooldown.

Figure 1(a) shows a schematic of the measurement circuits. The conductance of each SET is measured using two independent circuits which are dc biased relative to each other. The relative bias V_{n+} , necessary to bring the FET channel above threshold, is applied to both $n+$ contacts simultaneously while the Al SET is grounded except for a small dc bias $V_{ds} \sim 10$ μ V. An ac excitation $V_{ac} = 10$ μ V rms at 46 Hz is applied between the two $n+$ contacts to measure the Si SET differential conductance ($G_{Si} = I_{Si}^{ac} / V_{ac}$). The two $p+$ regions are dc biased at potential $V_{p+} = -0.700$ V to confine the channel to a small region between them.

Figure 2(b) shows the Si SET differential conductance versus V_g and V_{n+} . On top of the nearly parallel conductance peak traces, there are discontinuities along a line indicated by the black arrows, which suggests that there is some charge motion in the system causing abrupt changes in the Si SET conductance and that all the discontinuities are from the same charge motion. The magnitude of the conductance peaks is irregular [Fig. 2(a)], probably due to variations in the electron-tunneling amplitudes between the island and the source and drain. The peak magnitudes in Fig. 2(b), however, persist even far away from and, in particular, across the split-




FIG. 1. (Color) (a) Schematic of the measurement circuit: the conductance of each SET is measured using independent circuits which are biased relative to each other. (b) Scanning electron microscopy image of a typical device. (c) Schematic of detection of a single-charge defect using the vertically coupled SET sandwich architecture (cross-section view). The defect could be a two-level fluctuator or tunnel coupled to one of the SETs, and could be located on the surface, in the oxide layer, at the Si/SiO₂ interface, or in the substrate.

ting line. Therefore the irregularity of the conductance peaks does not seem to come from the presence of the defect but rather is related to the number of electrons and their wavefunction distribution on the Si SET island; and the intensity comparison shows clues of the shift direction. No other splitting line within 450 mV in V_g above or below the indicated splitting line is found. Therefore, we conclude that we are observing a single-charge defect. This can rule out the possibilities of isolated Al grains on the surface and small puddles of charge at the interface because a succession of such splittings are expected in the above two cases.

Figure 3 shows the simultaneously measured conductances of both SETs in a small band around the main splitting in the top right corner of Fig. 2(b). To see the correlation among the two SETs and the defect, the maxima in Figs. 3(a) and 3(b) are fitted with Gaussians, and the resulting peak centroids are plotted in Fig. 4. Because of the small charging energy of the Al SET in this device (about 100 μ V), the




FIG. 2. (Color) (a) Coulomb blockade oscillations of the Si SET differential conductance as a function of the relative bias V_{n+} between the Al SET and the Si SET at $V_g = -0.566$ V. (b) Differential conductance of the Si SET vs V_g and V_{n+} . A single splitting line in the Si SET conductance is seen as indicated by the black arrows.




FIG. 3. (Color) Simultaneously measured conductances of both SETs in a small band around the main splitting: (a) and (b) are conductances of the Al SET and the Si SET, respectively, vs V_g and V_{n+} .

discontinuity amplitude or the phase shift of the Si SET conductance (red dots) due to the single-electron charging events on the Al SET island is only about 3% of the Si SET conductance period, which is hard to see in the data. Therefore the effect on the Si SET due to the charging events on the Al SET island will be neglected for the rest of this Brief Report. Most discontinuities in the Al SET conductance (blue dots) come from the single-electron charging events on the Si SET island (the Al SET phase shift $\Phi_{Al-Si} = 0.325$ due to an addition or subtraction of one electron from the Si SET island), while others come from the defect, which changes its charge state when the identified green line is crossed. The positive slope of the green lines can rule out the case in which the defect is tunnel coupled to the Al SET because dV_g/dV_{n+} has to be negative to maintain the defect energy level aligned with the Fermi level of the Al SET.

We have studied five typical parallelograms labeled as a–e on both sides of the green lines in Fig. 4 by using the same coupled-SET electrostatic model as in Ref. 17. The results (not shown) have not only confirmed the vertical alignment of the Al and Si SET islands but also shown that all five parallelograms are almost identical to each other. The simi-




FIG. 4. (Color) Fitted conductance maxima of both the Al and Si SETs in Fig. 3 vs V_g and V_{n+} . Blue and red dots are the peaks of the Gaussian fits to the data in Figs. 3(a) and 3(b), respectively. The green lines are identified to be the boundaries where the defect changes its charge state. The five parallelograms labeled a, b, c, d, and e are almost identical to each other, indicating the defect is very small. $\Phi_{Si} = \Delta_1/\Delta_2$ and $\Phi_{Al} = \Delta_3/\Delta_4$ are the phase shifts of the Si and the Al SET conductances, respectively.

larity between the five parallelograms indicates that the defect size is very small and the defect has a negligible effect on the coupled Al and Si SET system once it is in a stable state on either side of the green line. This is also consistent with the fact that there is only one observed splitting line in Fig. 2(b). All the capacitances associated with the two SET islands have been extracted in this study without considering the defect and they will be used later on for the defect study.

In Fig. 4, we have defined two phase-shift ratios and their measured values are $\Delta_1/\Delta_2=0.43$ and $\Delta_3/\Delta_4=0.22$. These two ratios can help narrow down the possibilities of the defect to be tunnel coupled to the Si SET only. We argue as follows that a TLF is impossible. Since a TLF is driven by electric field lines, its effect on both SETs is an enhancement of the effect from the side gate. Explicitly, when V_g becomes more negative, the effective negative charge of the TLF will be pushed closer to the two SET islands to deplete more electrons from both of them. Therefore, the Si SET conductance peak trace will shift to the left, giving $\Phi_{Si} = -(1 - \Delta_1/\Delta_2) = -0.57$, when it crosses the green line from above. This shift is contrary to the Si SET conductance-intensity comparison in Fig. 3(b). More importantly, in this case there is no physical solution to the Al SET phase shift. When the Al SET conductance peak trace crosses the green lines from above, its phase shift comes from two parts: $\Phi_{Al} = \Phi_{Al,1} + \Phi_{Al,2}$. The first one is the direct coupling from the TLF and acts to deplete electrons from the Al SET island ($\Phi_{Al,1} < 0$). The second one is the indirect effect on the Al SET from the TLF through the Si SET island. Although the motion of the TLF tries to raise the Fermi level of the Si SET island, because the raised Fermi level becomes higher than that of the leads, the escape of one electron from the Si SET island causes a net drop of the Fermi level of the Si SET island instead. This drop will induce more electrons on the Al SET island and cause a phase shift $\Phi_{Al,2} = (-0.57 + 1)\Phi_{Al,Si} = 0.14$. If the Al SET conductance peak trace shifts to the left, we have $\Phi_{Al} = 0.22$, resulting in $\Phi_{Al,1} = 0.08$ contrary to the fact of a depletion of electrons from the Al SET island. If the Al SET conductance peak trace shifts to the right, we have $\Phi_{Al} = 0.22 - 1 = -0.78$, resulting in $\Phi_{Al,1} = -0.92$. This direct coupling effect is certainly too large, given $\Phi_{Si} = -0.57$ already.

Therefore the defect has to be tunnel coupled to the Si SET [Fig. 5(a)]. The defect could be located in the oxide layer, at the interface (an interface trap), or in the substrate (a single donor). In this tunnel-coupling case, the defect has a screening effect on the two SET islands from the side gate. The phase shifts of both SET conductance peak traces due to the defect will be the same as defined in Fig. 4, $\Phi_{Si} = \Delta_1/\Delta_2 = 0.43$ and $\Phi_{Al} = \Delta_3/\Delta_4 = 0.22$. For the Si SET, its phase shift is now consistent with its conductance intensity in Fig. 3(b).

We develop an electrostatic model depicted in Fig. 5(b) to explain the splitting quantitatively. Two simplifications have been made. First, the charge quantization on the Al SET island has been neglected because of the small charging energy of the Al SET. However, since the Al SET remains as a sensitive electrometer to detect the charge state of the defect, a distinction has been made between C_e (the coupling between the defect and the Al SET island) and C_h (the coupling




FIG. 5. (Color) (a) Schematic of a defect tunnel coupled to the Si SET island: the defect could be located in the oxide layer, at the interface, or in the substrate. (b) Circuit model for the defect and the coupled SET system. Due to the small charging energy of the Al SET, the charge quantization on the Al SET island is neglected. The defect is modeled to be tunnel coupled to the Si SET island through C_d and capacitively coupled to the Si SET leads, side gate, the Al SET island, and the Al SET leads through C_f , $C_{g,D}$, C_e , and C_h , respectively. (c) Phase diagram based on the model in (b). Each pair of numbers in parenthesis represents a stable charge configuration. n is the number of electrons on the Si SET island. The second number is 0 when the defect is unoccupied and 1 when it is occupied. S_1 is the slope of the Si SET conductance peak traces. S_2 is the slope of the green lines along which the defect changes its occupancy. S_3 is the slope of the boundary between $(n,1)$ and $(n+1,0)$. Δ is the vertical spacing between neighboring green lines.

between the defect and the Al SET leads). Second, because the Si SET is biased with an ac excitation ($10 \mu V$) smaller than the thermal fluctuations (the measured Si SET electron temperature is about $150 \text{ mK} = 13 \mu V$), the drain/source leads are essentially equivalent and the sum of the drain and source capacitances (C_2) is used in the model without making a distinction between them. The defect is modeled to be tunnel coupled to the Si SET island due to its stronger coupling to the island than to the leads as will be seen in the calculated results later, although mathematically there is no difference for the defect to be tunnel coupled to the Si SET island or to the leads.

The same math as in Ref. 17 can easily be applied here to solve this coupled “two-dot” system. The electrostatic energy degenerate conditions will set up boundaries in the phase diagram. Figure 5(c) shows the expected phase diagram based on the model in Fig. 5(b) assuming all the capacitances in the model are bias voltage independent. Among the defined parameters in Fig. 5(c), only S_2 , S_3 , and Δ are relevant to the defect. S_2 is the slope needed to maintain the defect energy level aligned with the Fermi level of the Si SET island. Δ reflects the backaction of the charging event on the Si SET island on the defect energy level. However, S_3 , the slope of the short boundary between the charge configurations $(n,1)$ and $(n+1,0)$, is close to zero and insensitive to the absolute values of the defect capacitances. At this point, S_3 will not be used in the calculation.

There are now four parameters, S_2 , Δ , Φ_{Al} , and Φ_{Si} , all of which can be calculated from the capacitances in the model and can be extracted from the measured data. But there are in total five unknown capacitances, $C_{g,D}$, C_e , C_h , C_f , and C_d , associated with the defect. Therefore, rather than the absolute values of the capacitances associated with the defect, only

their fractions of the total defect capacitance can be extracted. The missing equation is the period in V_g of the splitting which corresponds to the energy scale of the defect. Note that C_c , C_2 , and $C_{g_{Si}}$ associated with the Si SET island have already been extracted when analyzing the five parallelograms labeled as a–e in Fig. 4.

The calculated results are $C_d/C_{\Sigma_D}=0.429$, $C_e/C_{\Sigma_D}=0.082$, $C_f/C_{\Sigma_D}=0.325$, $C_h/C_{\Sigma_D}=0.059$, and $C_{g_D}/C_{\Sigma_D}=0.105$, based on the four parameters $S_2=3.146$, $\Delta=6.594$ mV, $\Phi_{Al}=0.221$, and $\Phi_{Si}=0.429$, and assuming $C_{\Sigma_D}=0.1$ aF. Indeed, even when the total capacitance C_{Σ_D} changes by 2 orders of magnitude to 10 aF, the fractions of each defect capacitance of the total defect capacitance remain almost unchanged (C_h/C_{Σ_D} changes by about 20% and C_e/C_{Σ_D} changes by about 8% because of their small values and all other three change by less than 5%). As discussed earlier, there is no other charging/discharging within 450 mV in V_g above or below the main splitting line. Given the lever arm $C_{g_D}/C_{\Sigma_D}=0.105$, 450 mV in V_g will change the defect potential by about 50 meV. This lower bound of the defect charging energy sets up an upper bound on a conducting sphere radius which is about 2.4 nm in bulk silicon. If the measured $S_3=0.368$ is included as the fifth parameter, the absolute value of the total defect capacitance can be extracted as $C_{\Sigma_D}=0.79$ aF corresponding to a radius $r \approx 0.6$ nm based on the self-capacitance of a conducting sphere in bulk silicon, $C=4\pi\epsilon r$. We note a 10% change in S_3 around $S_3=0.368$ will change C_{Σ_D} by a factor of about 3–5. Therefore, the exact value of C_{Σ_D} should not be taken too seriously.

However, the ratios between the capacitances associated with the defect are robust as just discussed. C_d+C_f contributes more than 75% of the total capacitance, indicating the dominant coupling between the defect and the Si SET. The ratio $(C_d+C_f)/C_{g_D} \approx 7.2$ implies that the defect is about seven times closer to the Si channel than to the side gate. This can rule out the possibility that the defect is in the SiO₂

layer because at low temperature it is implausible for the defect electron to move a distance of more than 10 nm (given that the lateral separation between the side gate and the Si channel is about 100 nm). Unfortunately, we do not have enough data to distinguish between a donor in the substrate and an interface trap. But since a high-resistivity silicon wafer ($\rho > 8,000 \Omega \text{ cm}$) (Ref. 17) has been used and the nearest $n+$ contacts implanted with phosphorus are 10 μm away from the two SET islands, the donor density around the two SET islands should be very low, $< 10^{12}/\text{cm}^3$.¹⁸ Additional evidence that the defect is unlikely a single phosphorus donor is that even when the defect energy is changed by about 50 meV (> 44 meV, the energy-level spacing between the D^0 state and the D^- state), no second splitting is observed.¹⁵ Therefore, most likely the defect is an interface trap. If that is the case, the location of the defect can be estimated to be about 20 nm away from the Si channel. This can be justified by considering the 100 nm lateral separation between the side gate and the Si channel and taking into account the 20 nm SiO₂ beneath the side gate which is equivalent to 60 nm silicon due to the dielectric constant difference.

We have shown that an Al and Si SET sandwich architecture can be used to measure charge events in a MOS structure and a defect (most likely an interface trap) which could be relevant to Si-based quantum computing has been detected. Although the location of the defect can be estimated based on its coupling strengths to the electrodes, its exact nature is still unclear. To fully understand the defect, more experiments would need to be done. For example, a temperature-dependent measurement could provide an energy scale of the defect which should give the absolute value of the defect total capacitance.

One of the authors (L.S.) gratefully acknowledges N. M. Zimmerman, F. C. Wellstood, and K. R. Brown for their insightful discussions. This work was supported by the Laboratory for Physical Sciences.

*sunly@mailaps.org

¹B. E. Kane, *Nature (London)* **393**, 133 (1998).

²X. Hu and S. Das Sarma, *Phys. Rev. Lett.* **96**, 100501 (2006).

³G. Burkard, D. Loss, and D. P. DiVincenzo, *Phys. Rev. B* **59**, 2070 (1999).

⁴K. R. Brown, L. Sun, and B. E. Kane, *Appl. Phys. Lett.* **88**, 213118 (2006).

⁵S. Kafanov, H. Brenning, T. Duty, and P. Delsing, *Phys. Rev. B* **78**, 125411 (2008).

⁶M. Furlan and S. V. Lotkhov, *Phys. Rev. B* **67**, 205313 (2003).

⁷N. M. Zimmerman, J. L. Cobb, and A. F. Clark, *Phys. Rev. B* **56**, 7675 (1997).

⁸T. M. Buehler, D. J. Reilly, R. P. Starrett, V. C. Chan, A. R. Hamilton, A. S. Dzurak, and R. G. Clark, *J. Appl. Phys.* **96**, 6827 (2004).

⁹D. E. Grupp, T. Zhang, G. J. Dolan, and N. S. Wingreen, *Phys. Rev. Lett.* **87**, 186805 (2001).

¹⁰D. G. Rees, P. Glasson, L. R. Simkins, E. Collin, V. Antonov, P.

G. Frayne, P. J. Meeson, and M. J. Lea, *Appl. Phys. Lett.* **93**, 173508 (2008).

¹¹M. Xiao, I. Martin, and H. W. Jiang, *Phys. Rev. Lett.* **91**, 078301 (2003).

¹²M. Xiao, I. Martin, E. Yablonovitch, and H. W. Jiang, *Nature (London)* **430**, 435 (2004).

¹³B. Hu and C. H. Yang, *Phys. Rev. B* **80**, 075310 (2009).

¹⁴M. Hofheinz, X. Jehl, M. Sanquer, G. Molas, M. Vinet, and S. Deleonibus, *Eur. Phys. J. B* **54**, 299 (2006).

¹⁵H. Sellier, G. P. Lansbergen, J. Caro, S. Rogge, N. Collaert, I. Ferain, M. Jurczak, and S. Biesemans, *Phys. Rev. Lett.* **97**, 206805 (2006).

¹⁶A. B. Zorin, F. J. Ahlers, J. Niemeyer, T. Weimann, H. Wolf, V. A. Krupenin, and S. V. Lotkhov, *Phys. Rev. B* **53**, 13682 (1996).

¹⁷L. Sun, K. R. Brown, and B. E. Kane, *Appl. Phys. Lett.* **91**, 142117 (2007).

¹⁸S. M. Sze, *Physics of Semiconductor Devices*, 2nd ed. (John Wiley & Sons, New York, 1981).